An energy-harvesting interface for kinetic energy harvesting from high-voltage piezoelectric and triboelectric generators is proposed in this paper. Unlike the conventional kinetic energy-harvesting interfaces optimized for continuous sinusoidal input, the proposed harvesting interface can efficiently handle irregular and random high voltage energy inputs. An N-type mosfet (NMOS)-only power stage design is introduced to simplify power switch drivers and minimize conduction loss. Controller active mode power is also reduced by introducing a new voltage peak detector. For efficient operation with potentially long intervals between random kinetic energy inputs, standby power consumption is minimized by monitoring the input with a 43 pW wake-up controller and power-gating all other circuits during the standby intervals. The proposed harvesting interface can harvest energy from a wide range of energy inputs, 10 s of nJ to 10 s of µJ energy/pulse, with an input voltage range of 5-200 V and an output range of 2.4-4 V under discontinuous as well as continuous excitation. The proposed interface is examined in two scenarios, with integrated power stage devices (maximum input 45 V) and with discrete power stage devices (maximum input 200 V), and the harvesting efficiency is improved by up to 600% and 1350%, respectively, compared to the case when harvesting is performed with a full bridge rectifier.
Introduction
Kinetic energy harvesting has been drawing significant attention in recent years since it can potentially extend battery lifetime or even facilitate energy autonomy for battery-operated IoT systems or portable/wearable electronics [1] [2] [3] . For kinetic energy harvesting, energy harvesters with periodic excitations, such as cantilever-based piezoelectric energy harvesters, are widely studied since they generate regular periodic energy input, which allows the optimization of the harvesting interface circuit at the resonant frequency. Many state-of-the-art kinetic energy harvesting interfaces [4] [5] [6] have been proposed for energy harvesters with such periodic inputs at relatively low (<5 V) harvester output voltages (V HRV ).
Recently, high voltage kinetic energy harvesters, such as triboelectric generators (TEG) [7, 8] and high-voltage piezoelectric generators (HV-PEG) [9, 10] , have been actively investigated by the material science research community. These energy harvesters offer high energy density but at a relatively high V HRV (>5 V). High energy density can be helpful in reducing the system form factor if the high V HRV can be handled efficiently. In addition, if energy harvesting is realized for energy harvesters that generate irregular output, unlike the cantilever-based energy generators, kinetic energy can be harvested from a wider range of motions, e.g., computer key strokes and knee joint motion, and from new types of generators. For example, a TEG generates asymmetric pulsed output with different positive and negative peak voltages and delay between successive pulses even under periodic excitation [7, 8] . Therefore, to achieve efficient energy harvesting from various types of motions and harvesting sources, a harvesting interface that can handle energy inputs with a wide range of voltages and various types of excitation modes is desired.
In recent years, a few harvesting interface designs [11] [12] [13] [14] have been published that can deal with discontinuous energy input with high voltages. However, these designs suffer from a number of limitations:
(1) In high-voltage harvesting interfaces [11] [12] [13] , the power stage consists of a combination of HV PMOS and NMOS. HV NMOS can be driven by output/battery voltage (V BAT ) referenced drivers. Because V BAT is stable, NMOS inherits a simple driving scheme. On the other hand, HV PMOS requires a high-voltage (V HRV ) referenced driving scheme. Under random input harvesting, stable V HRV cannot be maintained without additional architecture and power overhead. Thus, unstable high-voltage V HRV complicates the driving requirements for HV PMOS, which results in significant driving power overhead and also increases the system cost as HV PMOS driving interface consists of HV devices. (2) Moreover, the standby powers of the prior harvesting interfaces [12] [13] [14] are 10 s to 100 s of nW, limiting their application for harvesting under excitations with long idle periods. (3) Furthermore, for the harvesting interfaces implementing voltage peaking event detection, sample and hold comparators are employed [14] . Periodic charging/discharging of a sampling capacitor incurs power overhead, which may lead to inefficient harvesting at low-energy input.
These factors suggest the potential for improvement in discontinuous harvesting interface efficiency by adopting an HV NMOS power stage, lowering standby power by an ultra-low quiescent current wake-up controller (WUC) and reducing harvesting interface active mode controller power overhead by the use of an efficient voltage peak detection scheme.
In this work, a new harvesting interface is proposed to efficiently charge low-voltage batteries (2.4-4 V) with high voltage (5-200 V) PEG/TEG output in continuous as well as discontinuous form. The proposed harvesting interface architecture primarily consists of two blocks: the power stage and the controller. Unlike prior architectures that use high voltage NMOS and PMOS in the power stage, the proposed harvesting interface power stage uses only high voltage NMOS as shown in Figure 1 . NMOS with the source terminal at ground (V SS ) potential (M 1 , M 2 ) can be directly driven by the V BAT swing driving signal, but V BAT source-connected NMOS (M 3 ) cannot be driven by the V BAT swing signal. To drive M 3 , an output (V BAT ) referenced, low-voltage device driving scheme is introduced in this work. NMOS-only power stage implementation eliminates high-voltage (V HRV ) referenced gate drivers. Thus, all drivers can be designed with low voltage devices; which simplifies the driving scheme and reduces the switching loss. Moreover, the high mobility of NMOS charge carriers also improves efficiency by offering a better tradeoff between switching and conduction loss.
To minimize controller power overhead, an event-based controller is implemented. The event-based controller limits controller power overhead by activating most sub-circuits only when energy input is detected; during standby mode, most of the sub-circuits are disabled/power gated.
During standby mode, the event-based controller activates only the wake-up controller (WUC); thus, for efficient harvesting under random excitation, an ultra-low quiescent current WUC is a key building block. Discontinuous excitation may result in long idle periods between successive V HRV pulses; thus, for efficient harvesting under discontinuous input, the WUC must consume low quiescent current. The standby power consumption (WUC quiescent power) of prior harvesting interfaces [12] [13] [14] Sensors 2019, 19 , 3685 3 of 18 is in the nano-Watts range. To improve harvesting interface standby performance, a new WUC is introduced that consumes only a few pico-Watts quiescent power. Thus, the proposed topology results in a significant reduction in standby power as compared to the prior arts. Moreover, a low voltage rejection filter is also introduced in the proposed WUC to inhibit harvesting from low voltage/energy input, which may result in negative efficiency. efficiency by adopting an HV NMOS power stage, lowering standby power by an ultra-low quiescent current wake-up controller (WUC) and reducing harvesting interface active mode controller power overhead by the use of an efficient voltage peak detection scheme.
In this work, a new harvesting interface is proposed to efficiently charge low-voltage batteries (2.4-4 V) with high voltage (5-200 V) PEG/TEG output in continuous as well as discontinuous form. The proposed harvesting interface architecture primarily consists of two blocks: the power stage and the controller. Unlike prior architectures that use high voltage NMOS and PMOS in the power stage, the proposed harvesting interface power stage uses only high voltage NMOS as shown in Figure 1 . NMOS with the source terminal at ground (VSS) potential (M1, M2) can be directly driven by the VBAT swing driving signal, but VBAT source-connected NMOS (M3) cannot be driven by the VBAT swing signal. To drive M3, an output (VBAT) referenced, low-voltage device driving scheme is introduced in this work. NMOS-only power stage implementation eliminates high-voltage (VHRV) referenced gate drivers. Thus, all drivers can be designed with low voltage devices; which simplifies the driving scheme and reduces the switching loss. Moreover, the high mobility of NMOS charge carriers also improves efficiency by offering a better tradeoff between switching and conduction loss. Furthermore, to reduce controller active mode current consumption, a new inverter-based voltage peak detector (VPD) is introduced. The proposed VPD determines the voltage peak by evaluating the slope of V HRV . The proposed harvesting interface consumes only a few nJ per harvesting cycle, and standby power consumption is in the pW range. Thus, the proposed circuit can efficiently harvest form excitation that results in as low as 10 s of nJ energy per pulse even under discontinuous excitation. To limit the power overhead, all active devices in the controller and drivers are standard low-voltage devices, whereas high-voltage (HV) devices are used only for the power stage and for coupling HV at the low voltage controller.
The remainder of this paper is organized as follows: Section 2 briefly describes the harvester's maximum energy extraction condition and illustrates the top level architecture of the proposed harvesting interface and its operation cycle. Then implementation details of the proposed interface controller sub-circuits and drivers are presented in Section 3. In Section 4, the results are shown to verify the effectiveness of the proposed approach, and Section 5 concludes the paper.
Harvester Maximum Energy Extraction Condition and Top Level Harvesting Interface Architecture

Output Capacitive Load Isolation Harvesting
For harvesting energy under periodic input excitation, a maximum power point tracking technique [15] [16] [17] [18] is employed, which tracks the maximum power point at the excitation frequency. However, under random excitation conditions, maximum power point tracking cannot be employed since there is no fixed operating frequency/open circuit voltage for which the harvesting operation can be optimized [13, 14] . Therefore, for effective energy harvesting under random excitation, a new scheme for maximizing energy extraction is proposed in [19] . In this scheme, the extracted energy is maximized by isolating the output capacitive load of the harvester during energy/charge extraction. The amount of charge generated by the harvester (Q), the capacitance of the load seen by the harvester (C), the final output voltage of the harvester at the end of energy extraction (V) and the amount of energy generated by the harvester (E HRV ) can be related as:
In the load isolation scheme in [19] , a load-isolating transistor is placed at the input of energy harvesting interface, which minimizes the effective capacitance seen by the harvester source during internal capacitor (C P ) charging. Therefore, assuming Q is fixed for a given deformation on the harvester [7] [8] [9] [10] , as the load capacitance C is minimized, the final accumulated voltage (V) is maximized according to Equation (1) . This also maximizes E HRV with maximized V or minimized C in Equation (2) .
The proposed harvesting interface also adopts this load isolation approach; the capacitive load seen by the harvester is minimized as long as the harvester output voltage increases. Only the voltage peak detector (VPD) is enabled during this period, which activates harvesting operation upon voltage peak detection. As the harvesting operation is activated, the harvesting interface transfers energy from the harvester to the inductor and then from the inductor to the battery.
Harvesting interfaces with similar voltage peak detection schemes have been implemented in a few prior works [11] [12] [13] [14] but with a CMOS power stage, i.e., both PMOS and NMOS are required for the power stage. Under random high-voltage input (V HRV ), PMOS driving requires a complex high-voltage driving circuit as described previously, which degrades the harvesting efficiency. To address this challenge, a harvesting interface with an all-NMOS power stage is proposed in this work as shown in Figure 1 . The proposed harvesting interface improves efficiency not only by reducing the driving overhead but also by the lowering the conduction loss due to the higher mobility of NMOS compared with that of PMOS.
Proposed Harvesting Interface Top Level Architecture
A top level block diagram of the proposed harvesting interface is shown in Figure 2 . The proposed harvesting interface consists of a power stage and event-based controller/drivers. The controller is further divided into the WUC, which detects harvestable input; the VPD, which detects voltage peaking event; the inductor current peak detector (IPD), which indicates energy transfer completion from harvester source to inductor, by detecting inductor peak current; the reverse current detector (RCD), which indicates energy transfer completion from inductor to the battery, by detecting the reverse current from the battery; and high-voltage interface circuits (gate drivers in Figure 2 ). An event-based controller is implemented, which means that most of the controller is only activated when energy input is detected. The WUC is the only sub-block that is activated when the harvester is idle; the rest of the sub-blocks are deactivated/power-gated to minimize standby power consumption. The implementation details of the event-based controller are provided in the latter part of this section. A novel WUC and VPD have been proposed in this work, which are described in detail in Section 3. For the IPD and RCD, continuous comparator schemes presented in [20] have been adopted, and the details are provided in supplementary Figure S1 . The proposed harvesting interface also adopts this load isolation approach; the capacitive load seen by the harvester is minimized as long as the harvester output voltage increases. Only the voltage peak detector (VPD) is enabled during this period, which activates harvesting operation upon voltage peak detection. As the harvesting operation is activated, the harvesting interface transfers energy from the harvester to the inductor and then from the inductor to the battery.
Harvesting interfaces with similar voltage peak detection schemes have been implemented in a few prior works [11] [12] [13] [14] but with a CMOS power stage, i.e., both PMOS and NMOS are required for the power stage. Under random high-voltage input (VHRV), PMOS driving requires a complex highvoltage driving circuit as described previously, which degrades the harvesting efficiency. To address this challenge, a harvesting interface with an all-NMOS power stage is proposed in this work as shown in Figure 1 . The proposed harvesting interface improves efficiency not only by reducing the driving overhead but also by the lowering the conduction loss due to the higher mobility of NMOS compared with that of PMOS.
A top level block diagram of the proposed harvesting interface is shown in Figure 2 . The proposed harvesting interface consists of a power stage and event-based controller/drivers. The controller is further divided into the WUC, which detects harvestable input; the VPD, which detects voltage peaking event; the inductor current peak detector (IPD), which indicates energy transfer completion from harvester source to inductor, by detecting inductor peak current; the reverse current detector (RCD), which indicates energy transfer completion from inductor to the battery, by detecting the reverse current from the battery; and high-voltage interface circuits (gate drivers in Figure 2 ). An event-based controller is implemented, which means that most of the controller is only activated when energy input is detected. The WUC is the only sub-block that is activated when the harvester is idle; the rest of the sub-blocks are deactivated/power-gated to minimize standby power consumption. The implementation details of the event-based controller are provided in the latter part of this section. A novel WUC and VPD have been proposed in this work, which are described in detail in Section 3. For the IPD and RCD, continuous comparator schemes presented in [20] have been adopted, and the details are provided in supplementary Figure S1 .
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Proposed Harvesting Interface Operation
The operation of the proposed harvesting interface involves seven different states, as shown in Figure 3 . In each state, the connected (closed) switches are shown in black, whereas the disconnected (open) switches are shown in gray. When the harvester output voltage V HRV , which is input for the harvesting interface, is less than 5 V, the harvesting interface is in standby state, and all switches are left open as shown in Figure 3a . In this state, only the WUC is active, continuously monitoring V HRV for harvesting activation. As V HRV exceeds 5 V with motion applied to the harvester, the WUC generates a wake up request signal (WU OUT in Figure 2 ) to activate the harvesting process. Upon WU OUT assertion, the WUC is power-gated and the VPD is enabled. At the same time, the storage capacitor C 1 is charged to V BAT through M 5 with 1 µs precharge pulse, as shown in Figure 3b . After the precharge, all of the switches are opened again as shown in Figure 3c until the V HRV peak is detected by the VPD when the motion applied to the harvester ceases. As the peak is detected, M 1 is turned on to transfer energy from the harvester's internal capacitor (C P ) to an inductor (L 1 ) as shown in Figure 3d . 
The operation of the proposed harvesting interface involves seven different states, as shown in Figure 3 . In each state, the connected (closed) switches are shown in black, whereas the disconnected (open) switches are shown in gray. When the harvester output voltage VHRV, which is input for the harvesting interface, is less than 5 V, the harvesting interface is in standby state, and all switches are left open as shown in Figure 3a . In this state, only the WUC is active, continuously monitoring VHRV for harvesting activation. As VHRV exceeds 5 V with motion applied to the harvester, the WUC generates a wake up request signal (WUOUT in Figure 2 ) to activate the harvesting process. Upon WUOUT assertion, the WUC is power-gated and the VPD is enabled. At the same time, the storage capacitor C1 is charged to VBAT through M5 with 1µs precharge pulse, as shown in Figure 3b . After the precharge, all of the switches are opened again as shown in Figure 3c until the VHRV peak is detected by the VPD when the motion applied to the harvester ceases. As the peak is detected, M1 is turned on to transfer energy from the harvester's internal capacitor (CP) to an inductor (L1) as shown in Figure 3d . While L1 is being energized, the VPD is power-gated and the IPD is enabled to detect when the inductor current is peaking. As the energy is transferred from CP to L1, VHRV drops below the precharged voltage of C1, i.e., VBAT, and D1 turns on as shown in Figure 3e . The IPD detects when VHRV drops below VSS and then triggers IPDOUT in Figure 2 to power-gate the IPD and enable the RCD. One thing to note is that the IPD is implemented with a low-voltage (LV = 5 V) device available in the HV/LV BCD process. Therefore, the IPD cannot directly compare VHRV with VSS to detect the inductor current peak since VHRV can exceed the LV device breakdown limit during energy harvesting. Therefore, instead of using VHRV, diode-protected voltage VC is compared with VSS. For proper operation, an initial positive potential is required at VC, which is provided by LV PMOS (M5) and a capacitor (C1) as described in the precharge phase shown in Figure 3b . While L 1 is being energized, the VPD is power-gated and the IPD is enabled to detect when the inductor current is peaking. As the energy is transferred from C P to L 1 , V HRV drops below the precharged voltage of C 1 , i.e., V BAT , and D 1 turns on as shown in Figure 3e . The IPD detects when V HRV drops below V SS and then triggers IPD OUT in Figure 2 to power-gate the IPD and enable the RCD. One thing to note is that the IPD is implemented with a low-voltage (LV = 5 V) device available in the HV/LV BCD process. Therefore, the IPD cannot directly compare V HRV with V SS to detect the inductor current peak since V HRV can exceed the LV device breakdown limit during energy harvesting. Therefore, instead of using V HRV , diode-protected voltage V C is compared with V SS . For proper operation, an initial positive potential is required at V C , which is provided by LV PMOS (M 5 ) and a capacitor (C 1 ) as described in the precharge phase shown in Figure 3b .
As the inductor current peak is detected, energy is transferred from L 1 to the battery by connecting M 2 /M 3 as shown in Figure 3f . As the energy is transferred to the battery, the RCD monitors V RCD and V BAT so that reverse current can be detected when V L falls below V BAT . One thing to note here is that the RCD also has been implemented with LV devices as shown in Figure S1 ; hence, V L cannot be directly connected to RCD as it can exceed the LV device breakdown limit when M 3 is turned off. To address this issue, a gated version of V L , named V RCD , is connected to the RCD instead of V L . V L and V RCD are connected through an HV NMOS M 4 , which is turned on when the RCD is enabled, and M 3 is turned on for energy transfer to the battery. Therefore, V RCD can remain within the LV device breakdown limit. V RCD is higher than V BAT as long as current flows from the inductor to the battery. At complete energy transfer from the inductor to the battery, reverse current starts to flow from the battery, resulting in lower V RCD as compared to V BAT , indicating reverse current. At reverse current detection, transistors M 3 /M 4 are opened and a reset pulse RST (in Figure 2 ) is generated. During RST, L 1 residual energy is dissipated by shorting the inductor terminals to V SS through M 1 and M 2 as shown in Figure 3g . At the falling edge of RST, an energy harvesting cycle is completed, and the harvesting interface returns to standby state where all of the switches are open and only the WUC remains activated. The operational flow chart of the proposed harvesting interface is shown in Figure 4 , which illustrates the behavior of the controller and power stage in each state shown in Figure 3 .
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As the inductor current peak is detected, energy is transferred from L1 to the battery by connecting M2/M3 as shown in Figure 3f . As the energy is transferred to the battery, the RCD monitors VRCD and VBAT so that reverse current can be detected when VL falls below VBAT. One thing to note here is that the RCD also has been implemented with LV devices as shown in Figure S1 ; hence, VL cannot be directly connected to RCD as it can exceed the LV device breakdown limit when M3 is turned off. To address this issue, a gated version of VL, named VRCD, is connected to the RCD instead of VL. VL and VRCD are connected through an HV NMOS M4, which is turned on when the RCD is enabled, and M3 is turned on for energy transfer to the battery. Therefore, VRCD can remain within the LV device breakdown limit. VRCD is higher than VBAT as long as current flows from the inductor to the battery. At complete energy transfer from the inductor to the battery, reverse current starts to flow from the battery, resulting in lower VRCD as compared to VBAT, indicating reverse current. At reverse current detection, transistors M3/M4 are opened and a reset pulse RST (in Figure 2 ) is generated. During RST, L1 residual energy is dissipated by shorting the inductor terminals to VSS through M1 and M2 as shown in Figure 3g . At the falling edge of RST, an energy harvesting cycle is completed, and the harvesting interface returns to standby state where all of the switches are open and only the WUC remains activated. The operational flow chart of the proposed harvesting interface is shown in Figure 4 , which illustrates the behavior of the controller and power stage in each state shown in Figure 3 . that the energy transfer from C P to battery requires only a few microseconds (µs). Since the typical motions that kinetic energy harvesting is based on are on the order of milliseconds (ms) or seconds, e.g., human motion or machine vibration, this µs order power transfer scheme allows energy harvesting under discontinuous as well as continuous excitation conditions. Figure 5 shows the conceptual waveform of the proposed harvesting interface operation with harvesting from discontinuous ( Figure 5a ) and continuous ( Figure 5b ) input (VHRV). This figure shows that the energy transfer from CP to battery requires only a few microseconds (µs). Since the typical motions that kinetic energy harvesting is based on are on the order of milliseconds (ms) or seconds, e.g., human motion or machine vibration, this µs order power transfer scheme allows energy harvesting under discontinuous as well as continuous excitation conditions.
Controller and Driver Implementation Details
Wake-Up Controller (WUC)
Harvesting under sporadic excitation introduces long standby periods between successive energy inputs. If the entire harvesting interface is powered on during this period, a significant amount of energy can be consumed while waiting for the next energy input. Therefore, to minimize energy consumption between harvesting inputs, minimal monitoring operation is activated, and the rest of the circuit is powered off. For this reason, the WUC is designed to monitor energy input with minimal power consumption and trigger harvesting operation whenever there is energy input, as described earlier and shown in Figures 4 and 5 .
The transistor-level design of the proposed WUC circuit, presented in Figure 6a , consists of a low voltage noise filter, a voltage-limiting inverter (VLI), and an adaptable biasing inverter (ABI). The simulated waveforms are shown in Figure 6b ,c. 
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With weak mechanical excitations, the harvesting source, such as PZT or TENG, generates low voltage pulses as shown in Figure 6b , with harvestable energy as low as a few nanoJoules per excitation. As the harvesting interface's activation energy overhead is on the order of~10 nJ, activating harvesting operation for such weak input wastes energy. To prevent harvesting activation in such conditions, a low energy input filter is adopted at the first stage of the WUC, which is followed by a diode voltage limiting inverter (VLI). Figure 6b shows that at a non-harvestable voltage limit of V HRV = 5 V, the VLI limits the short circuit (SC) current through the WUC to less than 1 nA, which ranges up to a few µA without voltage-limiting diodes as shown in Figure 6b . As shown in Figure 6a , the harvester output (V HRV ) is capacitively coupled through an external capacitor C WUC to avoid IC damage due to high input voltage. Capacitively coupled input voltage (IN Filter ) is filtered through a stack of nine diodes with V DIO = 0.4 V. Therefore, the following VLI is not triggered until With weak mechanical excitations, the harvesting source, such as PZT or TENG, generates low voltage pulses as shown in Figure 6b , with harvestable energy as low as a few nanoJoules per excitation. As the harvesting interface's activation energy overhead is on the order of ~10 nJ, activating harvesting operation for such weak input wastes energy. To prevent harvesting activation in such conditions, a low energy input filter is adopted at the first stage of the WUC, which is followed by a diode voltage limiting inverter (VLI). Figure 6b shows that at a non-harvestable voltage limit of VHRV = 5 V, the VLI limits the short circuit (SC) current through the WUC to less than 1 nA, which ranges up to a few µA without voltage-limiting diodes as shown in Figure 6b . As shown in Figure  6a , the harvester output (VHRV) is capacitively coupled through an external capacitor CWUC to avoid IC damage due to high input voltage. Capacitively coupled input voltage (INFilter) is filtered through a stack of nine diodes with VDIO = 0.4 V. Therefore, the following VLI is not triggered until INFilter = 0.5 × VBAT + 9 × 0.4 ≈ 5 V, at which point INVLI becomes 0.5 × VBAT, allowing filtering of low input voltages. When VHRV (and INFilter) < 5 V, the VLI input (INVLI) remains lower than VLI's switching threshold voltage (VM) and provides high output (VBAT -Vthp) at node INABI, the input to the ABI. To prevent short circuit current through the ABI due to threshold voltage drop (Vthp) at INABI, the supply voltage of the ABI is set to VABI = VBAT -Vthp by using MW1 with diode configuration, i.e., shorting its gate and source terminals through MW2.
When the input rises to VHRV (and INFilter) ≥ 5 V, INABI falls to Vthn, where Vthn is the threshold voltage of limiting NMOS in the VLI, resulting in high transition at WUC output (WUOUT = VBAT -Vthp). Upon such transition, the WUC activation control signal (EN/ENB) is disabled (EN = 0 V, ENB = VBAT), and INABI is pulled down to VSS by MW4, whereas VABI is pulled up to VBAT by turning OFF/ON MW2/MW3, respectively. Thus full swing wake-up output (WUOUT = VBAT) is generated. As WUOUT is asserted, the WUC is disabled until a reset pulse (RST) is triggered to enable the WUC (EN = VBAT, ENB = 0 V) at the end of the harvesting operation cycle as described in Section 2. The proposed WUC has been implemented with all LV devices except a 10 pF high-voltage coupling capacitor (CWUC = 06035A100JAT2A). To avoid high voltage stress at the WUC's LV devices, the CWUC bottom plate is connected to VSS while WUC is disabled during harvesting operation. Voltage limitation at the VLI and adaptive biasing at the ABI result in ultra-low WUC quiescent current on the order of a few picoamperes (at VHRV = 0 V) to 100s of pA (at VHRV = 5 V). As described earlier, since only the WUC is active during standby mode, standby power consumption of the harvesting interface is dominated by the WUC, making the entire harvesting interface's standby power only tens of pW as illustrated in Figure  7 , which is lower as compared to the prior arts [12] [13] [14] . When V HRV (and IN Filter ) < 5 V, the VLI input (IN VLI ) remains lower than VLI's switching threshold voltage (V M ) and provides high output (V BAT − V thp ) at node IN ABI , the input to the ABI. To prevent short circuit current through the ABI due to threshold voltage drop (V thp ) at IN ABI , the supply voltage of the ABI is set to V ABI = V BAT − V thp by using M W1 with diode configuration, i.e., shorting its gate and source terminals through M W2 .
When the input rises to V HRV (and IN Filter ) ≥ 5 V, IN ABI falls to V thn , where V thn is the threshold voltage of limiting NMOS in the VLI, resulting in high transition at WUC output (WU OUT = V BAT − V thp ). Upon such transition, the WUC activation control signal (EN/ENB) is disabled (EN = 0 V, ENB = V BAT ), and IN ABI is pulled down to V SS by M W4, whereas V ABI is pulled up to V BAT by turning OFF/ON M W2 /M W3 , respectively. Thus full swing wake-up output (WU OUT = V BAT ) is generated. As WU OUT is asserted, the WUC is disabled until a reset pulse (RST) is triggered to enable the WUC (EN = V BAT , ENB = 0 V) at the end of the harvesting operation cycle as described in Section 2. The proposed WUC has been implemented with all LV devices except a 10 pF high-voltage coupling capacitor (C WUC = 06035A100JAT2A). To avoid high voltage stress at the WUC's LV devices, the C WUC bottom plate is connected to V SS while WUC is disabled during harvesting operation. Voltage limitation at the VLI and adaptive biasing at the ABI result in ultra-low WUC quiescent current on the order of a few pico-amperes (at V HRV = 0 V) to 100s of pA (at V HRV = 5 V). As described earlier, since only the WUC is active during standby mode, standby power consumption of the harvesting interface is dominated by the WUC, making the entire harvesting interface's standby power only tens of pW as illustrated in Figure 7 , which is lower as compared to the prior arts [12] [13] [14] . 
Voltage Peak Detector (VPD)
As described in Figure 3 , once the harvesting interface is awoken from the standby state (in Figure 3 ) by the WUC, the storage capacitor (C1) is precharged, and no further action is taken until the peak of input is detected. A VPD circuit is proposed to detect such an input peaking event by monitoring the slope of VHRV. Under application of uni-directional mechanical excitation, VHRV increases and the slope of VHRV remains positive. When mechanical excitation is stopped (pulsed excitation) or the direction is reversed (periodic excitation), the slope of VHRV becomes negative due to leakage current or IP polarity reversal, and such slope polarity change can be sensed for detecting a VHRV peaking event. Figure 5 shows that VPD activation dominates the harvesting interface active mode period as it remains activated for a few ms, whereas IPD and RCD are activated only for a small fraction (a few µs) of the harvesting interface active mode duration. Thus, to minimize the control power overhead during the harvester interface active mode, an efficient VPD is critical. Figure 8 shows the details of the proposed VPD, which consists of amplification inverters (AI), an evaluation inverter (EI), and a latch. In the proposed design, voltage-limiting and current-starving 
As described in Figure 3 , once the harvesting interface is awoken from the standby state (in Figure 3 ) by the WUC, the storage capacitor (C 1 ) is precharged, and no further action is taken until the peak of input is detected. A VPD circuit is proposed to detect such an input peaking event by monitoring the slope of V HRV . Under application of uni-directional mechanical excitation, V HRV increases and the slope of V HRV remains positive. When mechanical excitation is stopped (pulsed excitation) or the direction is reversed (periodic excitation), the slope of V HRV becomes negative due to leakage current or I P polarity reversal, and such slope polarity change can be sensed for detecting a V HRV peaking event. Figure 5 shows that VPD activation dominates the harvesting interface active mode period as it remains activated for a few ms, whereas IPD and RCD are activated only for a small fraction (a few µs) of the harvesting interface active mode duration. Thus, to minimize the control power overhead during the harvester interface active mode, an efficient VPD is critical. Figure 8 shows the details of the proposed VPD, which consists of amplification inverters (AI), an evaluation inverter (EI), and a latch. In the proposed design, voltage-limiting and current-starving schemes are implemented by diode-connected long header and footer PMOS/NMOS, limiting current consumption though the AI. In contrast, a limited on-time approach is used to limit EI power consumption. The proposed VPD operates with four phases: Reset, Amplification, Evaluation and Latch Update. The operation details of each phase are illustrated in Figure 8b -e, and the corresponding timing waveforms are shown in Figure 9 .
In the Reset phase, the clock (CK) is set high, and VPD is reset by enabling input-output shorting transmission gates of the AI. Thus, AI input and output are biased to its switching threshold (V M ) voltage. Meanwhile, the EI is disabled, and latch holds the previously stored value as shown in Figure 8b (Figure 9 "Reset" period). As the CK is toggled, the VPD enters the Amplification phase, and the AI reset is released and acts as an inverting amplifier with high gain. During this phase, the change in V HRV , which is coupled through C VPD , is amplified through an inverter chain, whereas EI remains disabled, and the latch feedback path is opened as shown in Figure 8c (Figure 9 "Amplification" Period). Before the CK is restored to high, a~15 ns pulse (PL) is generated to start the Evaluation phase. In this phase, the EI is enabled as shown in Figure 8d (Figure 9 "Evaluation" period), and the amplified slope signal generates a digital signal (0 V, V BAT ) at EI OUT to indicate the rise or fall transition at V HRV . EI OUT is transferred to output latch by a second~5 ns pulse (PD), which forms the Latch Update phase as shown in Figure 8e (Figure 9 "Latch update" period), and the output is fully latched by raising the CK and pulling down PL and PD, which make the VPD start over from the Reset phase. For stable operation of the latch, there is~2 ns overlap time after CK rises and PL/PD falls. Since the slope is detected once every cycle, the CK frequency needs to be adjusted according to the characteristics of harvesting input. To provide efficient operation over a wide range of input with varying period, the CK frequency is made tunable from 10 Hz to 1 kHz. For VPD clock (CK) generation, a leakage control clock generator [21] , which provides frequency tunability by controlling leakage control voltage (V CONT ), and consumes 110 pJ/CK_cycle have been adopted. The details of the adopted CK generator have been shown in supplementary Figure S2 . The clock generator of the proposed VPD provides 200 Hz clock signal (CK) at the default setting, which is high enough for harvesting kinetic energy from, for example, human motion.
monitoring the slope of VHRV. Under application of uni-directional mechanical excitation, VHRV increases and the slope of VHRV remains positive. When mechanical excitation is stopped (pulsed excitation) or the direction is reversed (periodic excitation), the slope of VHRV becomes negative due to leakage current or IP polarity reversal, and such slope polarity change can be sensed for detecting a VHRV peaking event. Figure 5 shows that VPD activation dominates the harvesting interface active mode period as it remains activated for a few ms, whereas IPD and RCD are activated only for a small fraction (a few µs) of the harvesting interface active mode duration. Thus, to minimize the control power overhead during the harvester interface active mode, an efficient VPD is critical. Figure 8 shows the details of the proposed VPD, which consists of amplification inverters (AI), an evaluation inverter (EI), and a latch. In the proposed design, voltage-limiting and current-starving In the Reset phase, the clock (CK) is set high, and VPD is reset by enabling input-output shorting transmission gates of the AI. Thus, AI input and output are biased to its switching threshold (VM) voltage. Meanwhile, the EI is disabled, and latch holds the previously stored value as shown in Figure 8b ( Figure 9 "Reset" period). As the CK is toggled, the VPD enters the Amplification phase, and the AI reset is released and acts as an inverting amplifier with high gain. During this phase, the change in VHRV, which is coupled through CVPD, is amplified through an inverter chain, whereas EI remains disabled, and the latch feedback path is opened as shown in Figure 8c (Figure 9 "Amplification" Period). Before the CK is restored to high, a ~15 ns pulse (PL) is generated to start the Evaluation phase. In this phase, the EI is enabled as shown in Figure 8d (Figure 9 "Evaluation" period), and the amplified slope signal generates a digital signal (0 V, VBAT) at EIOUT to indicate the rise or fall transition at VHRV. EIOUT is transferred to output latch by a second ~5 ns pulse (PD), which forms the Latch Update phase as shown in Figure 8e (Figure 9 "Latch update" period), and the output is fully latched by raising the CK and pulling down PL and PD, which make the VPD start over from the Reset phase. For stable operation of the latch, there is ~2 ns overlap time after CK rises and PL/PD falls. Since the slope is detected once every cycle, the CK frequency needs to be adjusted according to the characteristics of harvesting input. To provide efficient operation over a wide range of input with varying period, the CK frequency is made tunable from 10 Hz to 1 kHz. For VPD clock (CK) The operation of the proposed VPD is illustrated with simulation waveform in Figure 10 . When kinetic energy is converted to electrical energy through the harvesting source, the slope of V HRV remains positive, which keeps VPD output (VPD OUT ) = V BAT (Figure 10 Zoomed1). When V HRV reaches the peak voltage as no more kinetic energy is harvested, the V HRV slope becomes negative due to the parasitic leakage current of the harvesting interface and harvesting source. Such change in V HRV slope toggles latch output, and VPD OUT triggers low (Figure 10 Zoomed2), indicating a V HRV peaking event.
Current starving at the AI and the limited activation time of EI result in nanoamperes VPD active mode current consumption. High slope sensitivity and nanoamperes current consumption of the proposed VPD limit the controller power overhead. The proposed VPD is implemented with all LV devices except an external 10 pF high-voltage coupling capacitor (CVPD = 06035A100JAT2A). Therefore, protection of the LV devices is required just like the WUC. In the proposed VPD, if VHRV increases by more than (VBAT + VTH) in a single clock cycle, the potential at the bottom plate of the coupling capacitor is limited to (VBAT + VTH), as shown in Figure  10 (Zoomed1), through the PMOS of the reset transmission gate and NMOS of the first amplification inverter. Thus, the proposed VPD inherits HV protection without any additional architecture or power overhead.
Two-Stage Bootstrap Driver
In the proposed harvesting interface shown in Figure 2 , the source terminals of HV NMOS M1, M2 and LV PMOS M5 are connected to VSS and VBAT, respectively. Thus, gate terminals can be driven by signals with voltage swing of VSS to VBAT. However, the source terminals of HV NMOS M3 and M4 are connected to VBAT and hence require a signal with a voltage level higher than VBAT to turn them on. Higher driving voltage for turning on M3 and M4 is better for smaller conduction loss. To control M3 and M4 with signal with voltage swing from 0 V to ~3 × VBAT, a two-stage bootstrap driver is implemented as shown in Figure 11 with LV devices for minimized switching loss within the bootstrap driver.
IPD OUT C 1B Figure 11 . Two-stage bootstrap driver The proposed VPD is implemented with all LV devices except an external 10 pF high-voltage coupling capacitor (C VPD = 06035A100JAT2A). Therefore, protection of the LV devices is required just like the WUC. In the proposed VPD, if V HRV increases by more than (V BAT + V TH ) in a single clock cycle, the potential at the bottom plate of the coupling capacitor is limited to (V BAT + V TH ), as shown in Figure 10 (Zoomed1), through the PMOS of the reset transmission gate and NMOS of the first amplification inverter. Thus, the proposed VPD inherits HV protection without any additional architecture or power overhead.
In the proposed harvesting interface shown in Figure 2 , the source terminals of HV NMOS M 1 , M 2 and LV PMOS M 5 are connected to V SS and V BAT , respectively. Thus, gate terminals can be driven by signals with voltage swing of V SS to V BAT . However, the source terminals of HV NMOS M 3 and M 4 are connected to V BAT and hence require a signal with a voltage level higher than V BAT to turn them on. Higher driving voltage for turning on M 3 and M 4 is better for smaller conduction loss. To control M 3 and M 4 with signal with voltage swing from 0 V to~3 × V BAT , a two-stage bootstrap driver is implemented as shown in Figure 11 with LV devices for minimized switching loss within the bootstrap driver. The proposed VPD is implemented with all LV devices except an external 10 pF high-voltage coupling capacitor (CVPD = 06035A100JAT2A). Therefore, protection of the LV devices is required just like the WUC. In the proposed VPD, if VHRV increases by more than (VBAT + VTH) in a single clock cycle, the potential at the bottom plate of the coupling capacitor is limited to (VBAT + VTH), as shown in Figure  10 (Zoomed1), through the PMOS of the reset transmission gate and NMOS of the first amplification inverter. Thus, the proposed VPD inherits HV protection without any additional architecture or power overhead.
IPD OUT C 1B Figure 11 . Two-stage bootstrap driver Figure 11 . Two-stage bootstrap driver. The operation of the proposed bootstrap driver with simulated waveforms is shown in Figure 12 The operation of the proposed bootstrap driver with simulated waveforms is shown in Figure  12 . At low input (IPDOUT = 0 V), the top plates of capacitors C1 and C2 (C1T, C2T ) are at (VBAT -Vthp) potential due to the threshold voltage drop of the diode-connected transistors MBS1 and MBS4, respectively. On the other side, the capacitor bottom plates (C1B, C2B) are at VSS through inverter I2 and transistor MBS3, respectively. The gate terminals of transistors MBS5 and MBS6 are permanently tied to VBAT, enabling MBS5 and disabling MBS6 at low IPDOUT. As a result, driver output (GM3, 4) is set to low (0 V).
Upon low-to-high input transition (IPDOUT = VBAT), C1B is pulled up to VBAT. Due to capacitive coupling, C1T potential increases to 2 × VBAT -Vthp, and MBS1 is turned off with reverse bias, preventing reverse current conduction from C1T to VBAT. Inverter I3 pulls down the gates of M2 and M3 to VSS, which turns on/off M2/M3, respectively. Thus, the C2B node potential changes from 0 V to 2 × VBAT-Vthp, which then increases the potential at C2T from VBAT to 3 × VBAT -2 × Vthp by capacitor coupling. As the gates of MBS5 and MBS6 are tied to VBAT, and the gate/body of MBS4 are tied to C2T, high transition at C2T turns off/on MBS4/MBS5, respectively. Meanwhile, MBS6 is turned off by connecting its source terminal to VBAT potential through inverter I5. Thus, the gate driving signal GM3, 4 transitions from 0 V to 3 × VBAT -2 × Vthp.
In the proposed driver topology, the maximum potential difference across all devices remains within 2 × VBAT, which complies with the potential limit of low-voltage devices. Thus, the proposed bootstrap driver architecture improves efficiency by lowering switching loss because it generates approximately 3 × VBAT voltage swing drive signal by using only low-voltage devices.
Simulation Results
The proposed random input harvesting interface is designed in 350 nm HV/LV (40 V/5 V) BCD process and evaluated with post-layout simulation with Hspice and Spectre. The BCD process used for circuit design provides high and low drain-source voltage devices. High-voltage devices offer ratings up to 40 V (break-down rating ≈ 48 V), and low-voltage devices have a rating of 5 V (break down rating ≈ 8 V). By utilizing both types of devices, two versions of the proposed harvesting interface are designed. In the first version, all high-voltage switches in the power stages are implemented with 40 V-rated integrated devices. Figure 13a shows the layout of the proposed Upon low-to-high input transition (IPD OUT = V BAT ), C 1B is pulled up to V BAT . Due to capacitive coupling, C 1T potential increases to 2 × V BAT -V thp , and M BS1 is turned off with reverse bias, preventing reverse current conduction from C 1T to V BAT . Inverter I 3 pulls down the gates of M 2 and M 3 to V SS , which turns on/off M 2 /M 3, respectively. Thus, the C 2B node potential changes from 0 V to 2 × V BAT − V thp , which then increases the potential at C 2T from V BAT to 3 × V BAT − 2 × V thp by capacitor coupling. As the gates of M BS5 and M BS6 are tied to V BAT , and the gate/body of M BS4 are tied to C 2T , high transition at C 2T turns off/on M BS4 /M BS5 , respectively. Meanwhile, M BS6 is turned off by connecting its source terminal to V BAT potential through inverter I 5 . Thus, the gate driving signal G M3, 4 transitions from 0 V to 3 × V BAT − 2 × V thp .
In the proposed driver topology, the maximum potential difference across all devices remains within 2 × V BAT , which complies with the potential limit of low-voltage devices. Thus, the proposed bootstrap driver architecture improves efficiency by lowering switching loss because it generates approximately 3 × V BAT voltage swing drive signal by using only low-voltage devices.
The proposed random input harvesting interface is designed in 350 nm HV/LV (40 V/5 V) BCD process and evaluated with post-layout simulation with Hspice and Spectre. The BCD process used for circuit design provides high and low drain-source voltage devices. High-voltage devices offer ratings up to 40 V (break-down rating ≈ 48 V), and low-voltage devices have a rating of 5 V (break down rating ≈ 8 V). By utilizing both types of devices, two versions of the proposed harvesting interface are designed. In the first version, all high-voltage switches in the power stages are implemented with 40 V-rated integrated devices. Figure 13a shows the layout of the proposed harvesting interface with all power switches integrated. The power stage occupies an active area of 1500 µm × 660 µm, whereas the controller and drivers occupy 712 µm × 280 µm. For the second version, 200 V-rated discrete devices are assumed to be used as power switches, and only the controller and drivers are implemented on-chip with low-voltage devices as shown in Figure 13b . Due to the low voltage rating of the integrated capacitor (5 V) provided by the selected technology, discrete capacitors are used for all high-voltage capacitors. For simulating both versions, a 220 µH inductor with internal resistance (R DC ) of 0.022 Ω (Model = SRR7032) is used. To verify operation of the proposed harvesting interface, two different piezoelectric generator (PEG) models are examined. The first model is a custom-made flexible PEG with low internal capacitance used in [19] whose internal capacitance (CP) is 500 pF and internal resistance (RP) is 2 GΩ. The second model is a commercial PEG "MIDE V22B" with an internal capacitance of 19.5 nF.
For simulations, a PEG is often modeled with a variable current source, an internal capacitance and a resistance as shown in Figure S3a [4] [5] [6] [11] [12] [13] [14] . A variable current source is used to model various input conditions; it is assumed that the current source generates triangular current pulse with fixed duration (100 ms) and varying amplitude to model varying forces applied to the PEG. Such variation in physical input conditions results in variation in the generated energy (EHRV_IN) and the resulting peak open circuit voltage (VHRV(OC)_PEAK). VHRV(OC)_PEAK is the voltage at the end of physical deformation of the harvesting material when no additional load is attached to it ( Figure S3b ). As the amplitude of the current source (IP) varies, VHRV(OC)_PEAK also varies from 10 V to 195 V, as shown in Figure S3c . For the rest of measurement, the input condition is represented with this VHRV(OC)_PEAK since the actual peak voltage during harvesting operation varies with the input capacitance of the attached load circuits-the harvesting interface or a full bridge rectifier (FBR). Figure 14 compares the harvesting performance of the integrated version of the proposed harvesting interface and an FBR. Post-layout simulation is conducted to measure the efficiency (left Y-axis) and harvested output energy (EOUT) (right Y-axis) for charging a 3.3 V battery. Figure 14a shows them as functions of VHRV(OC)_PEAK (abbreviated as VHRV(OC) in figures), and Figure 14b shows them as functions of EHRV_IN. As VHRV(OC)_PEAK is increased with stronger input excitation, more energy is generated by the PEG. When the proposed harvesting interface is utilized, the harvesting operation is not activated until the output voltage reaches its peak, i.e., excitation is finished, allowing voltage accumulation at the output of the PEG. The final voltage when the harvesting interface is connected, VHRV(INT)_PEAK, is smaller than VHRV(OC)_PEAK due to larger load capacitor seen by the harvesting source since the input capacitance of the harvesting interface is added. Assuming the total charge generated by the PZT harvester is fixed with identical excitation, the relation between VHRV(OC)_PEAK and VHRV(INT)_PEAK can be expressed as:
where CP is the parasitic capacitance of the PEG, and CIN is the input capacitance of the proposed harvesting interface. Since the amount of energy generated by the PEG can be calculated as:
The PEG-generated energy (EHRV_IN) is proportional to ( ( )_
) and also to To verify operation of the proposed harvesting interface, two different piezoelectric generator (PEG) models are examined. The first model is a custom-made flexible PEG with low internal capacitance used in [19] whose internal capacitance (C P ) is 500 pF and internal resistance (R P ) is 2 GΩ. The second model is a commercial PEG "MIDE V22B" with an internal capacitance of 19.5 nF.
For simulations, a PEG is often modeled with a variable current source, an internal capacitance and a resistance as shown in Figure S3a [4] [5] [6] [11] [12] [13] [14] . A variable current source is used to model various input conditions; it is assumed that the current source generates triangular current pulse with fixed duration (100 ms) and varying amplitude to model varying forces applied to the PEG. Such variation in physical input conditions results in variation in the generated energy (E HRV_IN ) and the resulting peak open circuit voltage (V HRV(OC)_PEAK ). V HRV(OC)_PEAK is the voltage at the end of physical deformation of the harvesting material when no additional load is attached to it ( Figure S3b ). As the amplitude of the current source (I P ) varies, V HRV(OC)_PEAK also varies from 10 V to 195 V, as shown in Figure S3c . For the rest of measurement, the input condition is represented with this V HRV(OC)_PEAK since the actual peak voltage during harvesting operation varies with the input capacitance of the attached load circuits-the harvesting interface or a full bridge rectifier (FBR). Figure 14 compares the harvesting performance of the integrated version of the proposed harvesting interface and an FBR. Post-layout simulation is conducted to measure the efficiency (left Y-axis) and harvested output energy (E OUT ) (right Y-axis) for charging a 3.3 V battery. Figure 14a shows them as functions of V HRV(OC)_PEAK (abbreviated as V HRV(OC) in figures), and Figure 14b shows them as functions of E HRV_IN . As V HRV(OC)_PEAK is increased with stronger input excitation, more energy is generated by the PEG. When the proposed harvesting interface is utilized, the harvesting operation is not activated until the output voltage reaches its peak, i.e., excitation is finished, allowing voltage accumulation at the output of the PEG. The final voltage when the harvesting interface is connected, V HRV(INT)_PEAK , is smaller than V HRV(OC)_PEAK due to larger load capacitor seen by the harvesting source since the input capacitance of the harvesting interface is added. Assuming the total charge generated by the PZT harvester is fixed with identical excitation, the relation between V HRV(OC)_PEAK and V HRV(INT)_PEAK can be expressed as:
where C P is the parasitic capacitance of the PEG, and C IN is the input capacitance of the proposed harvesting interface. Since the amount of energy generated by the PEG can be calculated as:
The PEG-generated energy (E HRV_IN ) is proportional to V HRV(INT)_PEAK 2 and also to V HRV(OC)_PEAK
2
. Therefore, the overall energy harvested by the harvesting interface (E OUT ) is also approximately proportional to V HRV(OC)_PEAK 2 , as shown in Figure 14a , and approximately proportional to E HRV_IN , as shown in Figure 14b . On the other hand, when an FBR is used for harvesting, the output voltage of the PEG is limited to V FBR_HARV = V th_FBR + V BAT , where V th_FBR is the FBR threshold voltage (Figure S3d,e ). Therefore the amount of energy generated by the PEG is proportional to the amount of charge generated by the PEG, making the amount of harvested energy with an FBR (E OUT ) also approximately proportional to V HRV(OC)_PEAK , as shown in Figure 14a . ) , as shown in Figure 14a , and approximately proportional to EHRV_IN, as shown in Figure 14b . On the other hand, when an FBR is used for harvesting, the output voltage of the PEG is limited to VFBR_HARV = Vth_FBR + VBAT, where Vth_FBR is the FBR threshold voltage (Figures S3d,e ). Therefore the amount of energy generated by the PEG is proportional to the amount of charge generated by the PEG, making the amount of harvested energy with an FBR (EOUT) also approximately proportional to ( )_ , as shown in Figure 14a . In this measurement, the efficiency of the proposed harvesting interface or FBR is defined as follows:
Efficiency = Amount of energy harvested with harvesting circuit − Operation overhead Amount of energy generated by PEG in open circuit condition (E _ )
With a weak excitation on the PEG, i.e., low VHRV(OC)_PEAK or EHRV_IN, the efficiency of the proposed harvesting interface drops due to the circuit operation overhead, resulting in worse efficiency than that achieved with an FBR. But as VHRV(OC)_PEAK exceeds 11.5 V (or EHRV_IN exceeds 33 nJ), the efficiency of the harvesting interface exceeds that of the FBR, with a maximum energy extraction improvement of up to 607% at EHRV_IN = 506 nJ (VHRV(OC)_PEAK = 45 V). Detailed simulated waveforms of the proposed harvesting interface at this point are provided in supplementary Figure S4 . Figure 14c shows the percentage improvement in energy extraction of the proposed interface as compared to an FBR. It can be clearly seen that a significantly larger amount of energy can be harvested with the proposed harvesting interface than with an FBR.
As mentioned earlier, the 350-nm BCD process utilized for performing post-layout simulation provides 40 V high-voltage devices whose break down rating is 48 V. Therefore, to harvest energy with input peak voltage VHRV(INT)_PEAK higher than 48 V, integrated power switches cannot be used as is. A version of the proposed harvesting interface is designed to operate with discrete high voltage transistors with 200 V rating (HV NMOS = PHC2300, FBR = DF02M, Diode = BAS21). Figure 15 shows the simulation results for efficiency and EOUT with the discrete power switches and with an FBR. Similar to the earlier case, a flexible PEG model is used, and the proposed harvesting interface is compared with a discrete FBR for charging a 3.3 V battery. Spice simulation models from vendors of discrete devices are utilized for analysis. Discrete high-voltage devices inherit higher parasitic loading, leakage loss, and driving overhead as compared to integrated versions; thus, in general, the efficiency is lower than that of the integrated version. FBR performance is better than that of the discrete version of the proposed interface up to VHRV(OC)_PEAK = 40 V. But, as stronger excitation is With a weak excitation on the PEG, i.e., low V HRV(OC)_PEAK or E HRV_IN , the efficiency of the proposed harvesting interface drops due to the circuit operation overhead, resulting in worse efficiency than that achieved with an FBR. But as V HRV(OC) _ PEAK exceeds 11.5 V (or E HRV_IN exceeds 33 nJ), the efficiency of the harvesting interface exceeds that of the FBR, with a maximum energy extraction improvement of up to 607% at E HRV_IN = 506 nJ (V HRV(OC)_PEAK = 45 V). Detailed simulated waveforms of the proposed harvesting interface at this point are provided in supplementary Figure S4 . Figure 14c shows the percentage improvement in energy extraction of the proposed interface as compared to an FBR. It can be clearly seen that a significantly larger amount of energy can be harvested with the proposed harvesting interface than with an FBR.
As mentioned earlier, the 350-nm BCD process utilized for performing post-layout simulation provides 40 V high-voltage devices whose break down rating is 48 V. Therefore, to harvest energy with input peak voltage V HRV(INT)_PEAK higher than 48 V, integrated power switches cannot be used as is. A version of the proposed harvesting interface is designed to operate with discrete high voltage transistors with 200 V rating (HV NMOS = PHC2300, FBR = DF02M, Diode = BAS21). Figure 15 shows the simulation results for efficiency and E OUT with the discrete power switches and with an FBR. Similar to the earlier case, a flexible PEG model is used, and the proposed harvesting interface is compared with a discrete FBR for charging a 3.3 V battery. Spice simulation models from vendors of discrete devices are utilized for analysis. Discrete high-voltage devices inherit higher parasitic loading, leakage loss, and driving overhead as compared to integrated versions; thus, in general, the efficiency is lower than that of the integrated version. FBR performance is better than that of the discrete version of the proposed interface up to V HRV(OC)_PEAK = 40 V. But, as stronger excitation is applied to the PEG and V HRV(OC)_PEAK exceeds 40 V (E HRV_IN > 400 nJ), the efficiency of the discrete HV device harvesting interface exceeds that of the FBR. Figure 15c shows that the proposed topology provides up to 1365% efficiency improvement as compared to the FBR when E HRV_IN = 9.8 µJ (V HRV(OC)_PEAK = 195 V). The overall trends of efficiency and E OUT are similar to the results obtained with the integrated version. Unlike the custom-built flexible PEG [19] , typical commercially available PEGs have internal capacitances on the order of ten nF. To evaluate the compatibility of the proposed interface with commercial PEGs, the proposed harvesting interface was simulated with a PEG model whose internal capacitance is similar to "MIDE V22B," whose CP is 19.5 nF. Figure 16a, b show the post-layout simulation results for efficiency and EOUT with the integrated version of the proposed harvesting interface and an FBR. The simulations are performed with varying levels of sinusoidal excitations, and the frequency of the excitation is assumed to be 174 Hz, which is the resonance frequency of MIDE V22B. The overall trends of efficiency and EOUT are similar to the earlier analysis. However, due to the high energygeneration capacity and resulting capacitance of the harvester source, harvestable energy even at the Unlike the custom-built flexible PEG [19] , typical commercially available PEGs have internal capacitances on the order of ten nF . To evaluate the compatibility of the proposed interface with commercial PEGs, the proposed harvesting interface was simulated with a PEG model whose internal capacitance is similar to "MIDE V22B," whose C P is 19.5 nF. Figure 16a,b show the post-layout simulation results for efficiency and E OUT with the integrated version of the proposed harvesting interface and an FBR.
The simulations are performed with varying levels of sinusoidal excitations, and the frequency of the excitation is assumed to be 174 Hz, which is the resonance frequency of MIDE V22B. The overall trends of efficiency and E OUT are similar to the earlier analysis. However, due to the high energy-generation capacity and resulting capacitance of the harvester source, harvestable energy even at the low voltage limit (V HRV(OC)_PEAK = 5 V) is significantly higher than that of the control and driving overhead, making the proposed harvesting interface superior than the FBR for all input ranges. Figure 16c shows that the proposed topology provides up to 562% efficiency improvement as compared to the FBR when V HRV(OC)_PEAK = 45 V (E HRV_IN = 19.7 µJ) (for energy to power conversion multiply energy results with double of the periodic excitation frequency (348), because a positive and negative pulse is generated during each excitation). The detailed waveforms obtained under this condition are provided in supplementary Figure S5 . As the high capacitance PEG MIDE V22B can provide a maximum V HRV(OC)_PEAK of~40 V in real measurement, the discrete version of the proposed interface has not been simulated with the high capacitance PEG model.
Unlike the custom-built flexible PEG [19] , typical commercially available PEGs have internal capacitances on the order of ten nF. To evaluate the compatibility of the proposed interface with commercial PEGs, the proposed harvesting interface was simulated with a PEG model whose internal capacitance is similar to "MIDE V22B," whose CP is 19.5 nF. Figure 16a, b show the post-layout simulation results for efficiency and EOUT with the integrated version of the proposed harvesting interface and an FBR. The simulations are performed with varying levels of sinusoidal excitations, and the frequency of the excitation is assumed to be 174 Hz, which is the resonance frequency of MIDE V22B. The overall trends of efficiency and EOUT are similar to the earlier analysis. However, due to the high energygeneration capacity and resulting capacitance of the harvester source, harvestable energy even at the low voltage limit (VHRV(OC)_PEAK = 5 V) is significantly higher than that of the control and driving A performance comparison of the proposed harvesting interface with other prior arts [11] [12] [13] [14] is shown in Table 1 . The proposed harvesting interface is designed to handle a wide range of input voltages for maximum energy extraction. The maximum input voltage can be easily extended to 200 V with the use of discrete devices since the all-NMOS power stage design only requires control signals as high as 2 × V BAT or 3 × V BAT for handling high voltage inputs. The proposed harvesting interface can handle irregular pulsed inputs as well as periodic inputs with a load isolation scheme. Low operation overhead is achieved with event-based activation of an all-NMOS power stage and energy efficient WUC, VPD implementations, resulting in a large energy extraction improvement up to 1365%. Event-based activation with a low quiescent power WUC allows extremely low standby power consumption of 53 pW, enabling efficient energy harvesting from sporadic energy inputs with long intervals. 
Conclusions
A novel harvesting interface has been introduced in this work for harvesting kinetic energy under irregular as well as periodic excitation. The proposed harvesting interface operates with a load isolation scheme to maximize energy extraction, which allows efficient harvesting independent of the nature of the harvester source or the type of excitation. Thus, the proposed interface operates efficiently over a wide voltage range and can be attached to a variety of harvester sources, from a PEG to a TEG, and under irregular as well as periodic excitation. A new WUC with~13 pA quiescent current has been presented in this work, significantly reducing standby power and making the proposed harvesting interface suitable for energy harvesting from sporadic inputs. With an all-MOS power stage and an energy efficient VPD, efficient harvesting operation is enabled to significantly improve energy extraction.
The post layout analysis verifies that the integrated version of the proposed harvesting interface provides higher efficiency compared with that of an FBR over the V HRV(OC) range of 11.5 V to 45 V, with a peak efficiency improvement of 607% at 45 V when a PEG with a small C P of 500 pF is used as the source. When harvesting from the PEG with a higher C P , such as the commercially available PEG "MIDE V22B," whose C P is 19.5 nF, the proposed interface efficiency is always higher than that of the FBR, with a peak improvement of 562% at 45 V. The proposed harvesting interface can also operate with discrete power switches, and our analysis with discrete NMOS with a voltage rating of 200 V provides high efficiency as compared to an FBR over a V HRV range of 40 V to 195 V with peak efficiency improvement of 1365% at 195 V when a PEG with C P of 500 pF is used as the harvester source.
We believe that the proposed harvesting interface can be used for efficient harvesting under random excitation, enabling efficient energy harvesting in numerous new applications, such as charging portable electronics with energy generated from random human body motion and charging wireless sensor nodes attached to animals for tracking by harvesting energy from random animal motions.
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